



DECLARATION

I, Yukio IWAMOTO, a national of Japan,
c/o Asamura Patent Office of 331-340, New Ohtemachi
Building, 2-1, Ohtemachi-2-chome, Chiyoda-ku, Tokyo, Japan
do hereby solemnly and sincerely declare:

- 1) THAT I am well acquainted with the Japanese language
and English language, and
- 2) THAT the attached is a full, true, accurate and
faithful translation into the English language made
by me of Japanese Patent Application No. 2003-000789.

The undersigned declares further that all
statements made herein of his own knowledge are true and
that all statements made on information and belief are
believed to be true; and further that these statements
were made with the knowledge that willful false statements
and the like so made are punishable by fine or imprisonment,
or both, under section 1001, of Title 18 of the United
States Code and that such willful false statements may
jeopardize the validity of the application or any patent
issuing thereon.

Signed this 23rd day of October, 2006.


Yukio IWAMOTO



2003-000789

[Title of Document] Patent Application

[Reference Number] K02015171

[Addressee] Commissioner
The Patent Office

[International Patent Classification] H03H 9/25

[Inventor]

[Address] c/o Production Engineering Research,
Laboratory, HITACHI, LTD., 292,
Yoshidacho, Totsuka-ku, Yokohama-shi,
Kanagawa, Japan.

[Name] Shinichi FUJIWARA

[Inventor]

[Address] c/o Production Engineering Research,
Laboratory, HITACHI, LTD., 292,
Yoshidacho, Totsuka-ku, Yokohama-shi,
Kanagawa, Japan.

[Name] Masahide HARADA

[Inventor]

[Address] c/o Production Engineering Research,
Laboratory, HITACHI, LTD., 292,
Yoshidacho, Totsuka-ku, Yokohama-shi,
Kanagawa, Japan.

[Name] Kunio MATSUMOTO

[Inventor]

[Address] c/o Hitachi Displays, Ltd., 3300,
Hayano, Mobara-shi, Chiba, Japan.

[Name] Eiji MATSUZAKI

[Applicant]

[Applicant's ID Number] 0 0 0 0 0 5 1 0 8

[Name] HITACHI, LTD.

[Applicant]

[Applicant's ID Number] 0 0 0 1 5 3 5 3 5

[Name] Hitachi Media Electronics Co., Ltd.

[Agent]

[Agent's ID Number] 1 0 0 0 8 3 5 5 2

[Patent Attorney]

[Name] Shuki AKITA

[Telephone] 03-3893-6221

[Indication on Fee]

[Prepayment Register Number] 014579

[Amount of Payment] ¥21,000-

[List of Items Filed]

[Title of Article] Specification 1

[Title of Article] Drawings 1

[Title of Article] Abstract 1

[Proof: Required or not] Yes

[Title of Document] Specification

[Title of the Invention] ELECTRONIC DEVICE AND METHOD
OF MANUFACTURING THE SAME

[Scope of Claim for a Patent]

5 [Claim 1]

 An electronic device comprising a substrate
and an electronic circuit element flip-chip-connected on
said substrate, wherein a connection is made by gold-tin
(Au-Sn) bonding, gold-silver (Au-Ag) bonding, gold-
10 aluminum (Au-Al) bonding or gold-gold (Au-Au) bonding
between a chip electrode of said electronic circuit
element and an internal electrode on said substrate, and
a peripheral portion or a portion which needs to be
sealed in said electronic circuit element and said
15 substrate opposed to said electronic circuit element are
bonded to each other and sealed by the same method as
said bonding method.

 [Claim 2]

 The electronic device according to claim 1,
20 wherein said electronic circuit element comprises a
piezoelectric element.

 [Claim 3]

 The electronic device according to claim 1,
wherein said electronic circuit element comprises a SAW
25 chip, a thin film bulk acoustic resonator (FBAR) or a
microelectromechanical system (MEMS).

[Claim 4]

The electronic device according to claim 1,
wherein said the surface of the electrode on said
electronic circuit element is plated with gold (Au) and
5 the surface of the internal electrode on said substrate
is plated with tin (Sn), silver (Ag), aluminum (Al) or
gold (Au).

[Claim 5]

The electronic device according to claim 1,
10 wherein said substrate comprises a printed substrate or
a flexible substrate.

[Claim 6]

The electronic device according to claim 1,
wherein said substrate comprises a metal core substrate.

15 [Claim 7]

The electronic device according to claim 1,
wherein said substrate comprises a glass substrate or a
ceramic substrate.

[Claim 8]

20 The electronic device according to claim 1,
wherein said substrate comprises a silicon substrate.

[Claim 9]

The electronic device according to claim 6,
wherein a core metal and a peripheral sealing portion of
25 said metal core substrate are electrically connected to
each other.

[Claim 10]

A method of manufacturing an electronic device

of a chip size, comprising:

making a connection by gold-tin (Au-Sn) bonding, gold-silver (Au-Ag) bonding, gold-aluminum (Au-Al) bonding or gold-gold (Au-Au) bonding between an
5 electrode of each of electronic circuit elements each having the electrode and a peripheral portion plated with gold (Au) and the corresponding one of internal electrodes of a multiple-piece-forming substrate on which the internal electrodes and sealing portions
10 plated with tin (Sn), silver (Ag), aluminum (Al) or gold (Au), external electrodes and through hole wiring for connecting the internal and external electrodes are formed, said bonding being performed by heating and pressing the electronic circuit elements and the
15 substrate while opposing the electronic circuit elements and the substrate to each other;

sealing the peripheral portion of each of the electronic circuit elements and the sealing portion of the substrate opposed to the peripheral portion of the
20 electronic circuit elements by the same gold-tin (Au-Sn) bonding, gold-silver (Au-Ag) bonding, gold-aluminum (Au-Al) bonding or gold-gold (Au-Au) bonding; and

separating the electronic circuit elements one from another by cutting at the sealing portions to
25 obtain the chip-size electronic device.

[Claim 11]

A method of manufacturing an electronic device of a chip size, comprising:

making a connection by gold-tin (Au-Sn) bonding, gold-silver (Au-Ag) bonding, gold-aluminum (Au-Al) bonding or gold-gold (Au-Au) bonding between an electrode of each of electronic circuit elements each
5 having the electrode and a peripheral portion plated with gold (Au) and the corresponding one of internal electrodes of a multiple-piece-forming substrate on which the internal electrodes and sealing portions plated with tin (Sn), silver (Ag), aluminum (Al) or gold
10 (Au), external electrodes and through hole wiring for connecting the internal and external electrodes are formed, said bonding being performed by heating and pressing the electronic circuit elements and the substrate while opposing the electronic circuit elements
15 and the substrate to each other;

sealing the peripheral portion of each of the electronic circuit elements and the sealing portion of the substrate opposed to the peripheral portion of the electronic circuit elements by the same gold-tin (Au-Sn)
20 bonding, gold-silver (Au-Ag) bonding, gold-aluminum (Au-Al) bonding or gold-gold (Au-Au) bonding; and

obtaining the chip-size electronic device by grooving the sealing portions in the direction of mounting of the electronic circuit elements to a depth
25 reaching the substrate, metalizing the upper surface and the grooved portions, and separating the electronic circuit elements one from another by cutting at the sealing portions.

[Claim 12]

A method of manufacturing an electronic device, comprising:

forming a chromium (Cr) or copper (Cu) film as
5 a plating base film on a surface acoustic wave wafer on
which interdigital electrodes and chip electrodes having
aluminum (Al) as a major constituent are formed;

forming a film of a resist thereon by applying
the resist, setting the resist by heating, partially
10 removing the plating resist at positions corresponding
to the chip electrodes by irradiation with ultraviolet
rays and development;

forming a gold plating of a desired thickness
on the chip electrode portions;

15 thereafter removing the resist;

forming a surface acoustic wave wafer with a
gold (Au) plating by selectively removing chromium (Cr)
or copper (Cu) forming the plating base film by etching
using diammonium cerium nitrate $((\text{CeNH}_4)_2(\text{N}_3)_6)$ so as not
20 to affect the interdigital electrodes and the chip
electrodes having aluminum (Al) as a major constituent;
and

manufacturing the electronic device by using
the surface acoustic wave wafer and by the method
25 according to claim 5 or 6.

[Claim 13]

The method of manufacturing the electronic
device according to one of claims 10-12, wherein the

substrate comprises a metal core substrate.

[Claim 14]

The method of manufacturing the electronic device according to claim 13, wherein a core metal and a peripheral sealing portion of the metal core substrate are electrically connected to each other.

[Detailed Description of the Invention]

[0001]

[Technical Field Pertinent to the Invention]

10 The present invention relates to an electronic component which needs to be sealed in an airtight manner and a method of manufacturing the electronic component part. More particularly, the present invention relates to a technique effective in an application to a surface acoustic wave device.

[0002]

[Prior Art]

A surface acoustic wave device used as a high-frequency filter for portable telephones, etc., is formed in such a manner that a pair of interdigital electrodes are formed on a surface of a piezoelectric monocrystal chip such as a lithium tantalate (LiTaO_3) chip or a lithium niobate (LiNbO_3) chip (hereinafter referred to as "SAW chip"), the chip is mounted on a package substrate, and input and output electrodes on the package substrate are electrically connected to the pair of interdigital electrodes.

[0003]

Ordinarily, a SAW chip is die-bonded to a ceramic package substrate while being positioned so that the chip surface on which a surface acoustic wave propagates, i.e., the surface on which the pair of interdigital electrodes are formed, faces upward, and chip electrodes connected to the pair of interdigital electrodes are electrically connected to internal electrodes on the package substrate by bonding using metallic wires mainly formed of Al or Au. The chip is thereafter sealed with a metallic cap in an airtight manner to form a surface acoustic wave device.

[0004]

In recent years, there has been a strong demand for reducing the size of components of portable telephones, etc.

To meet the demand, the size of surface acoustic wave devices is reduced by eliminating the wire bonding area in such a manner that the SAW chip is flip-chip-connected to the package substrate.

[0005]

JP-A-8-316778 (Patent Document 1) discloses a typical device structure relating to such a size reduction method. Fig. 17 shows a diagram schematically showing the device structure.

According to this related art document, a SAW chip 100 having a flow prevention frame 320 formed so as to surround interdigital electrodes 110 is flip-chip-

connected to the a package substrate 200 with bumps 400
interposed therebetween, and a sealing resin 310 is
injected from a side surface of the SAW chip 100 and is
set, thereby forming a surface acoustic wave device.

5 [0006]

The sealing resin 310 is stopped by the flow
prevention frame 320 at the time of injection. A space
500 is therefore formed on the interdigital electrode
110 surface side to ensure propagation of a surface
10 acoustic wave. The bumps 400 are formed by an Au wire
bump method and are connected to the package substrate
200 by a solder or an electroconductive resin.

[0007]

Known documents relating to the present
15 invention include JP-A-2001-94390 (Patent Document 2),
JP-A-4-293311 (Patent Document 3) and JP-A-9-289429
(Patent Document 4) as well as the above-mentioned JP-A-
8-316778.

[0008]

20 [Patent Document 1]

JP-A-8-316778

[Patent Document 2]

JP-A-2001-94390

[Patent Document 3]

25 JP-A-4-293311

[Patent Document 4]

JP-A-9-289429

[0009]

[Problem to be solved by the Invention]

The above-described flip-chip package device is considered to have the following problems:

[0010]

- 5 (1) a problem in terms of manufacture, i.e., a problem that while there is a need to form the flow prevention frame 320 so that height of the flow prevention frame 320 is slightly smaller than the bump connection height, a gap is formed between the flow
10 prevention frame 320 and the bumps 400 because of variation in height of the bumps 400 and variation in flatness of the package substrate 200, and there is, therefore, a possibility of failure to completely stop the sealing resin 310 from flowing in;

15 [0011]

- (2) a problem in terms of reliability, i.e., a problem that since a resin is used as the sealing resin, considerable degradation in surface acoustic wave propagation characteristic is caused if water enters and
20 condenses at an interdigital electrode portion using long-time use, and there is also a possibility of the interdigital electrodes being corroded and disconnected by condensation of water; and

[0012]

- 25 (3) a problem in terms of structure, i.e., a problem that since there is a need for the package substrate 200 larger in size than the SAW chip 100, there is a limit to the reduction in size of the

conventional package device, and the size of the device cannot be reduced to the chip size.

[0013]

JP-A-2001-94390 discloses a method in which a
5 substrate and a chip equal in size to each other are
used and an electroconductive adhesive is used for
peripheral sealing, and which makes it possible to form
an electronic component of size equal to the size of the
chip. This method, however, has a problem that the
10 electrical resistance of the electroconductive adhesive
is high and the electroconductive adhesive is not
suitable for an airtight package.

[0014]

As described above, the conventional flip-chip
15 package has problems in terms of manufacture,
reliability and structure. A solution to the problem
(1) in terms of manufacture is the development of a
sealing method which ensures that the sealing material
does not reach the interdigital electrodes. A solution
20 to the problem (2) in terms of reliability is the
selection of a material capable of complete airtight
sealing. A solution to the problem (3) in terms of
structure is the development of a package device of a
SAW chip size considered to be a minimum size.

25 [0015]

In a case where a semiconductor chip is bonded
to a substrate by using a solder as shown in Fig. 1 in
JP-A-4-293311, there is a need to use a flux for the

purpose of removing a solder oxide film formed at the time of reflowing, and a gas is generated from the flux at the time of reflowing. This gas can corrode the interdigital electrodes (IDTs) and attach a gas component to the IDT surface and can therefore be a cause of degradation in SAW filter characteristics (an increase in pass loss, a disconnection failure, a pass frequency shift). A SAW filter is a functional device for extracting a particular frequency in a certain range and such frequency characteristic degradation in a SAW filter is a serious problem. If a SAW filter having such degradation is used in a portable telephone, a fault occurs in the receiving function.

[0016]

15 In a case where a multi-chip module (MCM) structure in which a SAW filter is mounted on an interposer substrate together with other electronic components is used, there is a problem that the selection of connection materials, particularly a soldering materials is restricted because the melting point of a bonding material used in a connection step after mounting of the SAW filter is low.

[0017]

25 An object of the present invention is to provide a surface acoustic wave device in which a sealing material is prevented from reaching interdigital electrodes, which has improved reliability and producibility, and which can be manufactured at a lower

cost, and a method of manufacturing such improved surface acoustic wave device.

[0018]

Another object of the present invention is to
5 provide technique capable of limiting degradation in frequency characteristics of a SAW filter.

[0019]

Still another object of the present invention is to provide a technique enabling setting of a high
10 temperature level in manufacture of an electronic module using an MCM structure having a SAW filter mounted on an interposer while limiting degradation in frequency characteristics of the electronic module.

[0020]

15 The foregoing and other object of the present invention and the new characteristics of the present invention will be understood by the description of this specification and the attached drawings.

[0021]

20 [Means for Solving Problem]

Typical modes of implementation of the present invention disclosed in this specification will be briefly described below.

[0022]

25 An electronic device provided to achieve the above-described object of the present invention is an electronic component having an electronic circuit element having an electrode and a substrate having a

portion which can be connected to the electrode of the electronic circuit element, wherein an electrical connection is made between the electronic circuit element and the substrate, and a device surface on the electronic circuit element is sealed to ensure the formation of a space between the substrate and the electronic circuit element.

[0023]

The electrical connection and sealing between a SAW chip and a package substrate in the chip-size electronic device of the present invention are achieved, for example, by two means described below.

[0024]

The first means includes making metallic connection by hot pressure bonding for the electrical connection and sealing between the SAW chip and the package substrate. Internal electrodes and a sealing portion of a multiple-piece-forming package substrate are plated with Sn, Ag or Au in advance. Also, chip electrode portions and chip peripheral portions on a surface acoustic wave wafer are plated with Au. The substrate and the surface acoustic wave wafer are positioned in a state of being opposed to each other and are heated and pressed to complete the electrical connections and sealing of a plurality of chips at a time. By such a connecting operation, an Au-Sn bond, an Au-Ag bond, an Au-Al bond or an Au-Au bond is formed in the electrode connection and the sealing portion. The

bonding metals do not flow at the time of connection and the spacing between the SAW chip and the package substrate after connection is substantially equal to the plating thickness between the SAW chip and the package substrate, thus ensuring the formation of a space along the SAW chip interdigital electrode portion.

[0025]

The second means uses an electroconductive glass having low flowability as a material for the above-described electrical connection and sealing. On a multiple-piece-forming package substrate which is made of a ceramic or glass and on which internal and external electrodes are formed in advance, the electroconductive glass frit is printed or fused at the positions of a peripheral portion and electrodes of a SAW chip to be mounted. SAW elements on a wafer are opposed to and placed on the substrate, followed by heating and pressing. The electroconductive glass is thereby fused to the wafer. Thus, a plurality of chips formed on the wafer are sealed at a time and are simultaneously connected electrically. A spacer in the form of fine particles formed of spacer glass balls of several microns, spacer glass rods or electroconductive particles may be mixed in the electroconductive glass to secure the desired connection height and to ensure that the desired space can be formed along the SAW chip interdigital electrode portion.

[0026]

In the final step, the chips are separated by cutting with a dicer along the center lines of the sealing portions, thereby obtaining the chip-size surface acoustic wave device. Alternatively, grooving at the centers of the sealing portions is performed by sandblasting in the direction of mounting of the SAW chip to a depth reaching the substrate, metalization by evaporation or plating is performed from the upper surface, and the grooved portions are broken or cut by dicing to separate the chips, thus forming the chip-size surface acoustic wave device. By the latter method, a chip-size surface acoustic wave device electromagnetically shielded by metalization on the back surface of the device can be obtained. The electromagnetic shielding portion and a ground terminal on the substrate may be connected to improve the electromagnetic shielding effect.

[0027]

In the case of connection and sealing with electroconductive glass, it is preferred that the SAW chip electrodes and the package substrate electrodes be plated with Au in advance in order to reliably establish electrical connections therebetween.

[0028]

As described above, if a hot pressure bonding metal is used as a sealing material, substantially no flow of the sealing material is caused at the time of sealing and the need for a flow prevention frame is

eliminated. In a case where electroconductive glass is used as a sealing material, the flowability of the material is low even at the time of melting and the sealing material does not reach the interdigital electrodes even if no flow prevention frame exists. Thus, the above-mentioned solution (1) can be attained. Also, since the sealing material is a metal or glass, completely airtight sealing is possible and the solution (2) can therefore be attained. Further, sealing and electrical connection is provided on the wafer level and the wafer is selected into individual SAW chip package devices in the final step, and the solution (3) can therefore be attained.

[0029]

In one mode of implementation of the present invention, a metal bonding method using no flux is used as a SAW filter connection method in order to achieve the above-described objects.

[0030]

Also, a gold-tin bonding method among metal connection method using no flux may be used in order to broaden the range of selection of bonding materials used for mounting of other electronic components (to enable use of a bonding material having a high melting point) after mounting of the SAW filter.

[0031]

Different temperature levels can easily be set because the gold-tin bonding by heating and pressing

produces a gold-tin alloy having a melting point of about 280 degrees much higher than the melting point of tin. In particular, a solder having a melting point higher than the temperature at which the SAW filter is boded and lower than the melting point of the gold-tin alloy (particularly an eutectic solder or lead-free solder) can be used after bonding of the SAW filter. If this characteristic is applied to a MCM structure in which a SAW filter having a solder is mounted on an interposer substrate together with other electronic components, the bonding temperature for mounting of the interposer substrate on a mother substrate can be increased.

[0032]

In a case where sealing is performed at a connection formed around a signal electrode, bonding of the signal terminal and sealing can be performed in one step if a metal bonding method using no flux is used for this bonding, thereby reducing the number of process steps.

[0033]

However, if a solder is used on a signal bump or a sealing bump, a gas cannot escape to the surrounding atmosphere and remains in the sealed space, resulting in serious degradation in frequency characteristics.

[0034]

According to the present invention, therefore,

the same bonding method is used for the signal bump and the sealing bump. More specifically, gold-tin bonding is used for the two kinds of bumps. In particular, tin is used for metalization on the parts- or module-
5 substrate-side surface, gold is used for the bump on the SAW-chip side (the electrical connection portion and the sealing portion), and bonding is performed by heating and pressing the SAW chip. In this case, although connection and sealing are performed at the tin melting
10 point (231.9 degrees), a tin-gold compound is formed and the remelting temperature can therefore be increased (to 280 degrees), thus enabling a bonding material having a high melting point to be used for mounting of an interposer on a mother board.

15 [0035]

[Mode for Carrying Out the Invention]

Embodiments of the present invention will be described with reference to the drawings. Elements equivalent in functions to each other are indicated by
20 the same reference numerals in all the drawings.

[0036]

Fig. 1 is a cross-sectional view of a first embodiment of an electronic device in accordance with the present invention.

25 [0037]

Fig. 2 shows in more detail the first embodiment of the electronic device in accordance with the present invention. Figs. 2(a) through 2(d) are

diagrams showing the process of assembling the device shown in Fig. 1. Fig. 2(a) shows a SAW chip 100 on which wiring is formed and a package substrate 200; Fig. 2(b) shows a state where gold bumps 400 and a gold projection 410 for peripheral sealing are formed on the SAW chip 100 and a tin plating 341 is formed on the package substrate 200; Fig. 2(c) shows the step of connecting the SAW chip 100 and the package substrate 200 to each other; and Fig. 2(d) shows an external appearance after the completion of the process.

[0038]

First, referring to Fig. 2(a), the SAW chip 100 is formed on which interdigital electrodes 110, chip electrodes 120 and a chip electrode 123 for peripheral sealing formed of a metal such as aluminum are formed for wiring, and the package substrate 200 is also formed on which internal electrodes 210 and an internal electrode 213 for peripheral sealing formed of a metal such as copper are formed for wiring. A substrate made of a material having high moisture resistance, e.g., a ceramic substrate, a silicon substrate or a glass substrate is preferred as the package substrate 200.

[0039]

Referring to Fig. 2(b), the gold bumps 400 and the gold projection 410 for peripheral sealing are formed, for example, by plating on the chip electrode 120 and the chip electrode 123 for peripheral sealing, and the surfaces of the internal electrodes 210 and the

internal electrode 213 for peripheral sealing are plated with tin. The gold bumps 400 may have any shape, e.g., the shape of a rectangular block or a cylindrical shape. Tin on the internal electrodes 210 and the internal
5 electrode 213 for peripheral sealing may be formed by a printing method.

[0040]

Positioning between the SAW chip 100 and the package substrate 200 formed as described above is
10 performed (Fig. 2(c)) and heating and pressing are performed on the SAW chip 100 and the package substrate 200. If the tin plating 341 consists only of tin, the heating temperature is set to a point equal to or higher than the tin melting point (232°C) to melt only tin at
15 the contact interface. Tin is molten to react with gold at the interface between the gold bumps 400, the peripheral sealing gold projection 410 and the tin plating 341, thereby forming gold-tin intermetallic compound. When tin reacts with gold, metallic bonding
20 is effected between the gold bumps 400 and the internal electrodes 210 having the tin plating 341 applied thereto and between the peripheral sealing gold projection 410 and the internal electrode 213 for peripheral sealing having the tin plating 341 applied
25 thereto. The melting point of the gold-tin intermetallic compound thereby formed is (metallic connection portions 340 and a connection portion 342 for peripheral sealing) is higher than the tin melting point

232°C. Therefore, even when secondary reflowing for mounting other components is performed, remelting is not caused if the reflowing temperature is lower than the gold-tin intermetallic compound melting point, and the connection between the gold bumps 400 and the internal electrodes 210 having the tin plating 341 applied thereto and the connection between the peripheral sealing gold projection 410 and the internal electrode 213 for peripheral sealing having the tin plate 341 applied thereto are maintained.

[0041]

The interdigital electrodes 110 are surrounded by the peripheral sealing gold projection 410 and the gold-tin intermetallic compound on the periphery and are thereby encapsulated in an airtight manner, as shown in Fig. 2(d). The peripheral sealing portion may be used as ground.

[0042]

In a case where an MCM structure in which the SAW chip 100 is mounted on an interposer substrate together with other electronic components is used, the bonding temperature at which bonding is performed at the time of mounting of the interposer substrate on a mother board can be increased.

[0043]

Figs. 3(a) through 3(e) are diagrams showing process steps according to a wafer batch forming method for the first embodiment shown in Fig. 1. In Figs. 3(a)

through 3(e), portions corresponding to those in Figs. 1 and 2 are indicated by the same reference numerals. Fig. 3(a) shows a package substrate 200 on which wiring is formed before the package substrate 200 is cut into 5 pieces; Fig. 3(b) shows the package substrate 200 when tin plating 341 is formed before the package substrate 200 is cut into pieces; Fig. 3(c) shows the step of positioning the package substrate 200 and a SAW wafer 101 having gold bumps 400 and peripheral sealing gold 10 projections 410 formed on electrodes; Fig. 3(d) shows the step of bonding the SAW wafer 101 and the package substrate 200 by heating and pressing; and Fig. 3(e) shows the step of cutting the combination of the SAW wafer 101 and the package substrate 200 into pieces by 15 dicing after connection.

[0044]

First, referring to Fig. 3(a), the package substrate 200 is formed on which internal electrodes 210 and internal electrodes 213 for peripheral sealing are 20 formed of a metal such as copper before the package substrate 200 is cut into pieces. A substrate made of a material having high moisture resistance, e.g., a ceramic substrate, a silicon substrate or a glass substrate is preferred as the package substrate 200.

25 [0045]

Referring to Fig. 3(b), the surfaces of the internal electrodes 210 and the internal electrodes 213 for peripheral sealing are plated with tin. Tin on the

internal electrodes 210 and the internal electrode 213 for peripheral sealing may be formed by using a printing method instead of plating.

[0046]

5 As shown in Fig. 3(c), interdigital electrodes 110, chip electrodes 120 and chip electrodes 123 for peripheral sealing formed of a metal such as aluminum are formed for wiring and gold bumps 400 and peripheral sealing gold projections 410 are thereafter formed by
10 plating on the chip electrodes 120 and the chip electrodes 123 for peripheral sealing. The gold bumps 400 may have any shape, e.g., the shape of a rectangular block or a cylindrical shape. The gold bumps 400 may be formed by performing pole bonding or the like instead of
15 plating. Positioning between the SAW chips 100 and the package substrate 200 is performed (Fig. 3(c)) and heating and pressing are performed on the SAW chips 100 and the package substrate 200.

[0047]

20 The difference between the linear expansion coefficients of the SAW chips on the wafer and the package substrate 200 before connection of pieces can be reduced to limit pattern misalignment between the SAW chips 100 and the package substrate 200 due to thermal
25 shrinkage. If the tin plating 341 consists only of tin, the heating temperature is set to a point equal to or higher than the tin melting point (232°C) to melt only tin at the contact interface. Tin is molten to react

with gold at the interface between the gold bumps 400, the peripheral sealing gold projection 410 and the tin plating 341, thereby forming gold-tin intermetallic compound. When tin reacts with gold, metallic bonding is effected between the gold bumps 400 and the internal electrodes 210 having the tin plating 341 applied thereto and between the peripheral sealing gold projections 410 and the internal electrodes 213 for peripheral sealing having the tin plating 341 applied thereto. The melting point of the gold-tin intermetallic compound thereby formed is (metallic connection portions 340 and connection portions 342 for peripheral sealing) is higher than the tin melting point 232°C. Therefore, even when secondary reflowing for mounting other components is performed, remelting is not caused if the reflowing temperature is lower than the gold-tin intermetallic compound melting point, and the connection between the gold bumps 400 and the internal electrodes 210 having the tin plating 341 applied thereto and the connection between the peripheral sealing gold projections 410 and the internal electrodes 213 for peripheral sealing having the tin plate 341 applied thereto are maintained. The interdigital electrodes 110 are surrounded by the peripheral sealing gold projection 410 and the gold-tin intermetallic compound on the periphery and are thereby encapsulated in an airtight manner, as shown in Fig. 3(d). The peripheral sealing portion may be used as ground. If

the structure shown in Fig. 3(d) is formed by the above-described process, a package having good moisture resistance and improved reliability can be provided.

[0048]

5 Finally, the combination of the SAW wafer and the package substrate 200 is cut into pieces by using a dicer, as shown in Fig. 3(e). The first embodiment shown in Fig. 1 is thus realized. For this cutting, a cutting method using a router or sandblasting such as
10 shown in Fig. 7 may be used. Besides the above-described advantages, the advantage of reducing the tact time by changing the connection process from individual piece connection to batch connection and by performing a batch cutting process for cutting the SAW chips 100 and
15 the package substrate 200 can be provided. Also, since cutting is performed after encapsulation of the interdigital electrodes 110, occurrence of a defect due to mixing of a foreign substance can be prevented.

[0049]

20 Fig. 4 is a cross-sectional view of a surface acoustic wave device 900 of a chip size which is a second embodiment of the electronic device in accordance with the present invention. The surface acoustic wave device 900 has a structure in which a SAW chip 100 is
25 connected to and sealed on a package substrate 200 by using electroconductive glass 300. Internal electrodes 210, external electrodes 220 and through holes 230 for connection between the internal electrodes 210 and the

external electrodes 220 are formed on the package substrate 200 in advance.

[0050]

The structure shown in Fig. 4 is formed in such a manner that glass balls of several microns are mixed as a spacer in electroconductive glass 300 to control the connection height, thereby ensuring that a space 500 can be formed along the interdigital electrode 110 portion. As a spacer material alternative to the glass balls, glass rods or electroconductive particles such as Ni balls plated with Au may be used. Electroconductive glass 300 electrically connects SAW chip electrodes 120 and the internal electrodes 210 on the package substrate 200 and seals a peripheral portion of the SAW chip 100.

[0051]

Fig. 5 is an exploded perspective view of the above-described chip-size surface acoustic wave device 900, showing a state where the SAW chip 100 is removed from the package substrate 200 by cutting at electroconductive glass 300. Electroconductive glass 300 is placed so as to connect signal chip electrodes on the SAW chip 100 and signal internal electrodes 211 on the package substrate 200 and to seal a peripheral portion of the SAW chip 100. A GND chip electrode 122 is connected to a GND internal electrode 212 on the package substrate 200. The GND chip electrode 122 also used for peripheral sealing on the SAW chip 100.

[0052]

Fig. 6 is diagram showing the process of assembling the above-described chip-size surface acoustic wave device 900. Referring to Fig. 6(a), internal electrodes 210, the package substrate 200 on which external electrodes 220 and through holes 230 for connecting these electrodes are formed in advance is prepared. Referring to Fig. 6(b), a frit for electroconductive glass 300 is printed and molten on the SAW chip mount surface of the above-described package substrate 200 to supply electroconductive glass to the desired position on the package substrate 200.

[0053]

Referring to Fig. 6(c), a SAW wafer 101 is opposed to and placed on the package substrate 200 on which electroconductive glass 300 is attached, and heating and pressing are performed on the SAW wafer 101 and the package substrate 200 and the package substrate 200 placed one on another.

20 [0054]

Fig. 6(d) shows a connected state after the above-described step. The SAW wafer 101 is connected to the chip electrodes 120 and the internal electrodes 210 of the multiple-piece-forming package substrate 200, and peripheral sealing with electroconductive glass 300 is effected on a peripheral portion of each SAW chip.

[0055]

Referring to Fig. 6(e), the chip-size surface

acoustic wave device 900 can be obtained by cutting and separation with a dicer 810 at centers of sealing portions 330 on the multiple-piece-forming package substrate 200.

5 [0056]

Fig. 7 is diagram showing assembly process steps as a modification after the step (d) described with reference to Fig. 6. Referring to Fig. 7(e'), grooving in the direction of mounting of SAW wafer 101 to a depth reaching the package substrate 200 is performed by sandblasting 820 at centers of sealing portions 330 on the multiple-piece-forming package substrate 200 to which the SAW wafer 101 is connected in a sealing manner, thereby separating SAW chips 100.

15 [0057]

Referring then to Fig. 7(f), the entire back surfaces of the SAW chips 100 including the grooved portions are metalized by evaporation or plating. Cu, Ni or Al is used as a metal for this metalization. The entire surface may be coated with an electroconductive coating material.

[0058]

Finally, referring to Fig. 7(g), the grooved portions of the package substrate 200 are broken or cut by dicing to be separated, thereby obtaining individual chip-size surface acoustic wave devices.

[0059]

Fig. 8 is a cross-sectional view of a third

embodiment of the electronic device in accordance with the present invention. In Fig. 8, portions corresponding to those in Fig. 1 are indicated by the same reference numerals. A portion 600 is a shielding member.

[0060]

The structure shown in Fig. 8 is formed in such a manner that the chip surface and side surfaces in the structure proposed in the first embodiment are sealed with a shielding member. A metallic member or a member surrounded by a metal on the periphery, e.g., a resin member coated with a metal is preferred as the shielding member 600. The provision of the shielding member 600 is effective in preventing the influence of electromagnetic waves from other components and in preventing the chip from being chipped by an external force. The shielding member 600 can also be used as ground by being connected to the peripheral sealing portion. Further, a heat dissipation effect can be expected. The shielding member 600 may be formed, for example, by a method of forming a layer of a resin on the periphery by molding and thereafter plating the surface with a metal, a method of applying a waterproof material or a material containing metal particles by spraying or a method of attaching a metallic cap.

[0061]

Fig. 9 is a cross-sectional view of a fourth embodiment of the electronic device in accordance with

the present invention. In Fig. 9, portions corresponding to those in Fig. 1 are indicated by the same reference numerals. A portion 201 is a resin layer, a portion 202 is a core metal, and a portion 203 is a through hole.

[0062]

In this embodiment, interdigital electrodes 110, gold bumps 400, chip electrodes 120, a projection 410 for peripheral sealing and a chip electrode 123 for peripheral sealing are provided on a SAW chip 100, and a metal core substrate is formed in such a manner that resin layers 201 are attached to two surfaces of a core metal 202 and wiring is thereafter formed by forming internal electrodes 210, external electrodes 220, an internal electrode 213 for peripheral sealing, tin plating 341, and through holes 203. The core metal 202 is made of, for example, a metal such as copper, aluminum or 42 alloy, and the linear expansion coefficient of the metal core substrate can be adjusted by selecting the combination with the number of resin layers 201. This embodiment is realized by forming the above-described SAW chip 100 and the metal core substrate by the process shown in Fig. 2, 3 or 7.

[0063]

In this embodiment, since the linear expansion coefficient of the metal core substrate can be adjusted by selecting the combination of core metal 202 and resin layers 201, a package substrate having an extremely

small linear expansion coefficient difference from the SAW chip 100 can be formed. The stress caused by variation in temperature is thereby limited to improve the reliability of the connection portions. Also, the
5 peripheral sealing portion can be provided as a ground terminal by being connected to the core metal 202.

[0064]

The core metal 202 can also be used as barrier against electromagnetic waves to prevent the influence
10 of electromagnetic waves from other components.

[0065]

Fig. 10 is a cross-sectional view of a fifth embodiment of the electronic device in accordance with the present invention. In Fig. 10, portions
15 corresponding to those in Figs. 8 and 9 are indicated by the same reference numerals. A portion 600 is a shielding member.

[0066]

The structure shown in Fig. 10 is formed in
20 such a manner that the chip surface and side surfaces in the structure proposed in the fourth embodiment are sealed with a shielding member. A metallic member or a member surrounded by a metal on the periphery, e.g., a resin member coated with a metal is preferred as the
25 shielding member 600.

[0067]

This embodiment has, in addition to the advantage of the fourth embodiment, the advantage of the

provision of the shielding member 600 effective in preventing the influence of electromagnetic waves from other components and in preventing the chip from being chipped by an external force. Since the peripheral
5 sealing portion and the core metal 202 can be connected by the shielding member 600, these members can easily be used as ground. Further, a heat dissipation effect can be expected. The shielding member 600 may be formed, for example, by a method of forming a layer of a resin
10 on the periphery by molding and thereafter plating the surface with a metal, a method of applying a waterproof material or a material containing metal particles by spraying or a method of attaching a metallic cap.

[0068]

15 Fig. 11 is a cross-sectional view of a sixth embodiment of the electronic device in accordance with the present invention. In Fig. 11, portions corresponding to those in Fig. 9 are indicated by the same reference numerals. A portion 204 is a metalizing
20 on a core metal 202.

[0069]

In this embodiment, interdigital electrodes 110, gold bumps 400, chip electrodes 120, a projection 410 for peripheral sealing and a chip electrode 123 for
25 peripheral sealing are provided on a SAW chip 100, and a metal core substrate is formed in such a manner that resin layers 201 are attached to two surfaces of a core metal 202 and wiring is thereafter formed by forming

internal electrodes 210, external electrodes 220, the metalizing 204, tin plating 341, and through holes 203. The core metal 202 is made of, for example, a metal such as copper, aluminum or 42 alloy, and the linear
5 expansion coefficient of the metal core substrate can be adjusted by selecting the combination with the number of resin layers 201. The above-described SAW chip 100 and the metal core substrate are formed by the process shown in Fig. 2, 3 or 7. In this embodiment, holes are formed
10 in advance in the resin layers 201 at positions at which the external sealing portion is formed. The core metal 202 is thereby exposed. These holes can be formed by laser machining or etching. Metalizing 204 is formed in these holes as required and tin plating 341 is further
15 formed. Metalizing 204 is required in a case where it is difficult to form tin plating 341 on the core metal 202. A metal for this metalizing is copper, nickel or gold, for example. Positioning between the metal core substrate on which tin plating 341 is formed and the
20 above-described SAW chip 100 is performed and heating and pressing are performed on the metal core substrate and the SAW chip 100, thus realizing this embodiment.

[0070]

This embodiment has the advantage of
25 connecting the peripheral sealing portion and the core metal 202 without forming internal wiring in addition to the advantage of the fourth embodiment.

[0071]

Fig. 12 is a cross-sectional view of a seventh embodiment of the electronic device in accordance with the present invention. In Fig. 12, portions corresponding to those in Figs. 8 and 9 are indicated by the same reference numerals.

[0072]

The structure shown in Fig. 12 is formed in such a manner that the chip surface and side surfaces in the structure proposed in the sixth embodiment are sealed with a shielding member. A metallic member or a member surrounded by a metal on the periphery, e.g., a resin member coated with a metal is preferred as the shielding member 600.

[0073]

This embodiment has, in addition to the advantage of the sixth embodiment, the advantage of the provision of the shielding member 600 effective in preventing the influence of electromagnetic waves from other components and in preventing the chip from being chipped by an external force. The shielding member 600 may be formed, for example, by a method of forming a layer of a resin on the periphery by molding and thereafter plating the surface with a metal, a method of applying a waterproof material or a material containing metal particles by spraying or a method of attaching a metallic cap.

[0074]

Fig. 13 is a cross-sectional view of an eighth

embodiment of the electronic device in accordance with the present invention. In Fig. 13, portions corresponding to those in Figs. 8 and 9 are indicated by the same reference numerals.

5 [0075]

In this embodiment, interdigital electrodes 110, gold bumps 400 and chip electrodes 120 are provided on a SAW chip 100, and a metal core substrate is formed in such a manner that resin layers 201 are attached to
10 two surfaces of a core metal 202 and wiring is thereafter formed by forming internal electrodes 210, external electrodes 220, a metalizing 204, tin plating 341, and through holes 203. A shielding member (cap) 600 having gold plating 610 for connection of a
15 shielding material also constitutes the device. The core metal 202 is made of, for example, a metal such as copper, aluminum or 42 alloy, and the linear expansion coefficient of the metal core substrate can be adjusted by selecting the combination with the number of resin
20 layers 201. A metallic cap or a member surrounded by a metal on the periphery, e.g., a resin cap coated with a metal is preferred as the shielding member 600. In this embodiment, holes are formed in advance in the resin layers 201 at positions at which the external sealing
25 portion is formed. The core metal 202 is thereby exposed. These holes can be formed by laser machining or etching. Metalizing 204 is formed in these holes as required and tin plating 341 is further formed.

Metalizing 204 is required in a case where it is difficult to form tin plating 341 on the core metal 202. A metal for this metalizing is copper, nickel or gold, for example. The above-described SAW chip 100 and metal core substrate are connected by the process shown in Fig. 2, 3 or 7 and the above-described shielding member 600 is also connected, thus realizing this embodiment. A solder may be substituted for the gold plating 610 for connection of the shielding member.

10 [0076]

This embodiment has, in addition to the advantage of the seventh embodiment, the advantage of eliminating the need for the step for peripheral sealing and protection from an external force because connection between the SAW chip 100 and the metal core substrate and cap 600 sealing can be performed at a time.

[0077]

Fig. 14 is a cross-sectional view of a ninth embodiment of the electronic device in accordance with the present invention. In Fig. 14, portions corresponding to those in Fig. 8 are indicated by the same reference numerals.

[0078]

In this embodiment, interdigital electrodes 110, gold bumps 400, a projection 410 for peripheral sealing and chip electrodes 120 are provided on a SAW chip 100, and a flexible substrate 205 having internal electrodes 210, external electrodes 220, metalizing 204,

pin plating 341 and through holes 203 is formed. In this embodiment, tin plating 341 is formed on the internal electrodes 210 and the external electrodes 220 or all pieces of wiring on the device connection surface of the flexible substrate 205 having on its front and back surfaces pieces of wiring, the internal electrodes 210 and the external electrodes 220 formed of copper, for example. Metalizing 204 is formed if it is difficult to form tin plating 341 on the wiring, internal electrodes 210 and external electrodes 220. Metalizing 204 is formed of nickel or gold, for example. This embodiment is realized by connecting the above-described SAW chip 100 and the flexible substrate 205 by the process shown in Fig. 2 or 3. A shielding member 600 may be formed on the periphery as shown in Fig. 8. A solder may be substituted for the gold plating 610 for connection of the shielding member.

[0079]

This embodiment has, in addition of the advantage of the first embodiment, the advantage that since the rigidity of the flexible substrate 205 is low, the flexible substrate 205 can be deformed to reduce the concentration of stress to the connection portions even when a difference occurs between the amounts of shrinkage of the SAW chip 100 and the flexible substrate 205 due to variation in temperature in an operating environment. Since the flexible substrate is thinner than printed substrates and ceramic substrates, it is

possible to provide thinner electronic circuit elements by using the flexible substrate.

[0080]

While the embodiments 2 to 9 have been described by assuming that the plating material on the internal electrode 213 for peripheral sealing and the internal electrodes 210 on the package substrate 200 is Sn, Ag or Au may be substituted for Sn to effect Au-Ag, Au-Al or Au-Au diffusion bonding between the peripheral sealing chip electrode 123 and the Au bumps on the chip electrodes 120 on the SAW wafer 101. Further, the peripheral sealing portion may be formed so as to surround the interdigital electrodes 110 as shown in Fig. 15.

15 [0081]

A method of selectively performing Au plating on the chip electrodes 120 or the peripheral sealing chip electrode 123 on the SAW wafer 101 will be described with respect to the case of plating on the chip electrodes 120 by way of example with reference to Figs. 16(a) through 16(g).

[0082]

Referring to Fig. 16(a), a SAW wafer on which interdigital electrodes 110 and chip electrodes 120 are formed is prepared.

Referring to Fig. 16(b), film of Cr or Cu is formed as a plating base film 102 on the chip electrode 120 formation surface of the above-described SAW wafer

101 by sputtering or evaporation.

[0083]

Referring to Fig. 16(c), a plating resist film 103 is formed by spin coating on the SAW wafer 101 on which the plating base film 102 is formed, followed by heating to set the resist film.

[0084]

Referring to Fig. 16(d), portions of the SAW wafer 101 corresponding to the chip electrodes 120 after application and setting of the plating resist film 103 on the SAW wafer 101 are irradiated with ultraviolet rays and undergo development. The resist film 103 is selectively removed at 104 by this patterning.

[0085]

Referring to Fig. 16(e), electrolytic Au plating 105 is performed on the portions corresponding to the chip electrodes 120, from which the plating resist film 103 has been removed at 104 by patterning.

[0086]

Referring to Fig. 16(f), the entire plating resist film 103 is removed by using acetone for example.

[0087]

Referring to Fig. 16(g), the plating base film 102 formed of Cr or Cu is selectively removed by etching using diammonium cerium nitrate so as not to affect Al of the interdigital electrodes 110 and the chip electrodes 120, thus forming the SAW wafer 101 with the desired Au plating pattern.

[0088]

The present invention has been described concretely with respect to the embodiments thereof. Needless to say, the present invention is not limited to
5 the described embodiments and various changes and modifications can be made in the described embodiments without departing from the gist of the invention.

[0089]

[Effects of the Invention]

10 The advantages obtained in typical instances of the present invention disclosed in the specification for application of the present invention will be briefly described below.

[0090]

15 In the chip-size surface acoustic wave device of the present invention, an electroconductive glass or a metallic bonding material having low flowability is used as sealing material and the sealing material can therefore be prevented from flowing to the interdigital
20 electrodes even if no flow prevention frame is provided, and a reduction in parts cost and a reduction in assembly cost corresponding to the flow prevention frame can be expected. Also, complete airtight sealing can be achieved to improve the reliability. Further, sealing
25 and electrode connection are performed on the wafer level and individual SAW chip package devices are separated at the final step. Therefore, the device can be reduced to the chip size and can be manufactured in a

wafer-size batch process. As a result, remarkable reduction in manufacturing cost can be achieved.

[0091]

According to the present invention, it can be
5 achieved to limit degradation in frequency characteristics of a SAW filter.

[0092]

According to the present invention, it can be achieved to enable setting of a high temperature level
10 in manufacture of an electronic module using an MCM structure having a SAW filter mounted on an interposer while limiting degradation in frequency characteristics of the electronic module.

15 [Brief Description of Drawings]

[Fig. 1]

is a cross-sectional view of a first embodiment of an electronic device in accordance with the present invention in which a SAW chip and a package
20 substrate are connected;

[Fig. 2]

is exploded perspective view of the first embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package
25 substrate are connected;

[Fig. 3]

is diagram showing the process of assembling the first embodiment of the electronic device in

accordance with the present invention in which a SAW chip and a package substrate are connected;

[Fig. 4]

is a cross-sectional view of a second
5 embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package substrate are connected;

[Fig. 5]

is an exploded perspective view of the second
10 embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package substrate are connected;

[Fig. 6]

is diagram showing the process of fabricating
15 the second embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package substrate are connected;

[Fig. 7]

is diagram showing another example of the
20 process of assembling the second embodiment of the chip-side surface acoustic wave device in accordance with the present invention;

[Fig. 8]

is a cross-sectional view of a third
25 embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package substrate are connected;

[Fig. 9].

is a cross-sectional view of a fourth embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package substrate are connected;

5 [Fig. 10]

is a cross-sectional view of a fifth embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package substrate are connected;

10 [Fig. 11]

is a cross-sectional view of a sixth embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package substrate are connected;

15 [Fig. 12]

is a cross-sectional view of a seventh embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package substrate are connected;

20 [Fig. 13]

is a cross-sectional view of an eighth embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package substrate are connected;

25 [Fig. 14]

is a cross-sectional view of a ninth embodiment of the electronic device in accordance with the present invention in which a SAW chip and a package

substrate are connected;

[Fig. 15]

is a diagram showing another example of peripheral sealing in the electronic device in accordance with the present invention in which a SAW
5 chip and a package substrate are connected;

[Fig. 16]

is diagram showing the process of gold plating on a SAW wafer in accordance with the present invention;
10 and

[Fig. 17]

is a diagram schematically showing a conventional small surface acoustic wave device.

[Description of Reference Numerals]

100 ... SAW chip
101 ... SAW wafer
102 ... plating base film
103 ... plating resist film
104 ... patterning removed portion
105 ... electrolytic Au plating
110 ... interdigital electrodes
120 ... chip electrodes
121 ... signal chip electrodes
122 ... GND chip electrode
123 ... peripheral sealing chip electrode
200 ... package substrate
201 ... resin layer


202 ... core metal
203 ... through holes
204 ... meterizing
205 ... flexible substrate
210 ... internal electrode
211 ... signal internal electrodes
212 ... GND internal electrode
213 ... internal electrode for peripheral sealing
220 ... external electrodes
230 ... through holes
300 ... electroconductive glass
310 ... sealing resin
320 ... flow prevention frame
330 ... sealing portions
340 ... metallic connection portions
400 ... gold bumps
410 ... projection for peripheral sealing
500 ... space
600 ... shielding member
610 ... gold plating for connection of the shielding member
810 ... dicer
820 ... sandblasting
830 ... meterizing
900 ... chip-size surface acoustic wave device

【書類名】 図面 [Title of Document] Drawings

【図1】

[Fig. 1]


図1



【図2】

[Fig. 2]


図2



【図3】

[Fig. 3]


図3



【図4】

[Fig. 4]


図4



【図5】

[F-8.5]


図5



【図6】

[Fig. 6]


図6



【図 7】


[Fig. 7]

図 7



【図 8】


図 8



【図9】

[Fig. 9]


図9



【図10】

[Fig. 10]


図10



【図11】

[Fig. 11]


図11



【図12】

[Fig. 12]

図12




[Fig. 13]

This diagram shows a cross-sectional view of a multi-layered electronic device assembly. The assembly consists of several stacked layers and components. At the top is a thin layer labeled 400. Below this is a thick, textured layer labeled 120. Underneath the textured layer is a thin layer labeled 340. The bottom-most layer is a substrate labeled 200, which is divided into alternating light-colored regions (201, 203) and dark-colored regions (202, 204). A central horizontal layer, labeled 110, runs through the middle of the assembly. This central layer is supported by vertical pillars or spacers labeled 210. On the left and right sides of the assembly, there are vertical structures labeled 600 and 610, which appear to be part of a housing or frame. The entire assembly is shown in a perspective view, with lines indicating the various layers and components.

[F. 8.14]

图 14




[Fig. 15]

This cross-sectional view shows a substrate 200 with a thin layer 210 on its top surface. A patterned layer 220 is formed on the thin layer 210, with openings 230. A layer 340 is formed on the top surface of the thin layer 210, covering the patterned layer 220 and the openings 230. A layer 400 is formed on the top surface of the layer 340. A layer 100 is formed on the top surface of the layer 400. A layer 110 is formed on the top surface of the layer 100. A layer 120 is formed on the top surface of the layer 110. A layer 123 is formed on the top surface of the layer 120. A layer 342 is formed on the top surface of the layer 123. A layer 410 is formed on the top surface of the layer 342. A layer 440 is formed on the top surface of the layer 410. A layer 450 is formed on the top surface of the layer 440. A layer 460 is formed on the top surface of the layer 450. A layer 470 is formed on the top surface of the layer 460. A layer 480 is formed on the top surface of the layer 470. A layer 490 is formed on the top surface of the layer 480. A layer 500 is formed on the top surface of the layer 490. A layer 510 is formed on the top surface of the layer 500. A layer 520 is formed on the top surface of the layer 510. A layer 530 is formed on the top surface of the layer 520. A layer 540 is formed on the top surface of the layer 530. A layer 550 is formed on the top surface of the layer 540. A layer 560 is formed on the top surface of the layer 550. A layer 570 is formed on the top surface of the layer 560. A layer 580 is formed on the top surface of the layer 570. A layer 590 is formed on the top surface of the layer 580. A layer 600 is formed on the top surface of the layer 590. A layer 610 is formed on the top surface of the layer 600. A layer 620 is formed on the top surface of the layer 610. A layer 630 is formed on the top surface of the layer 620. A layer 640 is formed on the top surface of the layer 630. A layer 650 is formed on the top surface of the layer 640. A layer 660 is formed on the top surface of the layer 650. A layer 670 is formed on the top surface of the layer 660. A layer 680 is formed on the top surface of the layer 670. A layer 690 is formed on the top surface of the layer 680. A layer 700 is formed on the top surface of the layer 690. A layer 710 is formed on the top surface of the layer 700. A layer 720 is formed on the top surface of the layer 710. A layer 730 is formed on the top surface of the layer 720. A layer 740 is formed on the top surface of the layer 730. A layer 750 is formed on the top surface of the layer 740. A layer 760 is formed on the top surface of the layer 750. A layer 770 is formed on the top surface of the layer 760. A layer 780 is formed on the top surface of the layer 770. A layer 790 is formed on the top surface of the layer 780. A layer 800 is formed on the top surface of the layer 790. A layer 810 is formed on the top surface of the layer 800. A layer 820 is formed on the top surface of the layer 810. A layer 830 is formed on the top surface of the layer 820. A layer 840 is formed on the top surface of the layer 830. A layer 850 is formed on the top surface of the layer 840. A layer 860 is formed on the top surface of the layer 850. A layer 870 is formed on the top surface of the layer 860. A layer 880 is formed on the top surface of the layer 870. A layer 890 is formed on the top surface of the layer 880. A layer 900 is formed on the top surface of the layer 890. A layer 910 is formed on the top surface of the layer 900. A layer 920 is formed on the top surface of the layer 910. A layer 930 is formed on the top surface of the layer 920. A layer 940 is formed on the top surface of the layer 930. A layer 950 is formed on the top surface of the layer 940. A layer 960 is formed on the top surface of the layer 950. A layer 970 is formed on the top surface of the layer 960. A layer 980 is formed on the top surface of the layer 970. A layer 990 is formed on the top surface of the layer 980.

【図16】

[Fig. 16]


図16



【図17】

[Fig. 17]

図17



[Title of Document] Abstract

[Abstract]

[Problem]

 An electronic device of a chip size having improved airtightness is designed to be formed by a reduced number of process steps.

[Solving Means]

 An electronic component including a chip having a functional surface and electrodes at least on one side and a substrate having a portion which can be connected to the electrodes of the chip is designed as such an electronic device. In the electronic component, electroconductive glass or an intermetallic compound is used for connection portions to establish electrical connections between the chip and the substrate and to simultaneously seal the device surface on the chip.

[Selected Drawing] Fig. 1